Similares a Using Quartus Prime IP Generator & CORDIC Algorithm: Sine, Cosine & LED Display Output in FPGA

20 vecinos (text_768) · 42 views · Fun with Python · India


★	Using Quartus Prime IP Generator & CORDIC Algorithm: Sine, Cosine & LED Display Output in FPGA	Fun with Python @funwithpython8618	42	India
14	The Discrete Fourier Transform: Most Important Algorithm Ever?	Reducible @reducible	20.9K	Estados Unidos	84
8	Let’s build a Function Generator for PWM Motor Control #techtok #motorbuilding #experiment	David Malawey @davidmalawey	6.4K	Estados Unidos	85
12	ESP01 ESP8266 IoT Project \| Sinric Pro Alexa & Google Assistant Relay Control 2025	Tech StudyCell @techstudycell	4.4K	India	84
18	Jensen Huang L intelligenza artificiale è una torta a cinque strati. #borsa #AI #nvidia #chip #cina	Startinvesting-it @startinvesting-it	1.8K	—	84
15	FPGA Chaotic Oscillators for Post-Quantum Cryptography	Citedi IPN @citediipn	281	México	84
17	Improvements in yield and performance of quantum processors and readout systems	Google Quantum AI @googlequantumai	257	Estados Unidos	84
7	DE1-SoC Tutorial: Connecting HPS to FPGA LEDs with Quartus and Qsys #1	Fun with Python @funwithpython8618	109	India	87
13	Hardware Implementation and Optimisation of a Chaotic-Chua-Based Pseudo-Random Number Generator	BP International @bookpublisherinternational	82	India	84
11	ETRI's Revolutionary 8 Qubit Silicon Photonics Quantum Chip	Brains4GoodLife @brainandlife3036	72	Estados Unidos	84
2	Using Quartus Prime IP Generator & CORDIC Algorithm: Sine & Cosine Calculations in FPGA #3	Fun with Python @funwithpython8618	33	India	99
4	FPGA Design on Terasic DE1-SoC \| 10-bit MSB Counter with LEDs Using Intel Quartus Prime Lite	Fun with Python @funwithpython8618	30	India	88
3	FPGA Design on Terasic DE1-SoC \| 32-bit Counter with LEDs Using Intel Quartus Prime Lite	Fun with Python @funwithpython8618	23	India	88
20	Exact Synthesis of Qutrit Toffoli+Hadamard and Clifford+T	Institute for Quantum Computing @quantumiqc	23	Canadá	84
16	Trigonometría Interactiva en Telesecundaria	RED Descartes @red_descartes	21	—	84
10	FPGA Clock Design: Displaying Time on 7-Segment HEX Displays #2	Fun with Python @funwithpython8618	14	India	84
5	Master FPGA Design: Timing Analysis & Chip Placement for a Karaoke Machine!	Fun with Python @funwithpython8618	6	India	87
1	Using Quartus Prime IP Generator & CORDIC Algorithm: Sine & Cosine Calculations in FPGA - 7 segment	Fun with Python @funwithpython8618	4	India	100
6	🚀 FPGA Project: From Gate Design to HDL, Testbench & Timing Analysis! 🔧	Fun with Python @funwithpython8618	4	India	87
9	Moving Average Display with DE1-SoC: 8-Input Averaging using Push Button & HLS Cyber Workbench	Fun with Python @funwithpython8618	4	India	85
19	Designing a Half Adder in Verilog \| Step-by-Step Guide	Fun with Python @funwithpython8618	3	India	84