| ★ |  🚀 FPGA Project: From Gate Design to HDL, Testbench & Timing Analysis! 🔧 | Fun with Python @funwithpython8618 | 4 | India | |
| 20 |  The Harsh Truth about FPGAs (You Should Avoid Them?!) | GreatScott! @greatscottlab | 282.3K | Alemania | 87 |
| 9 |  Smart FPGA Dev Board Design! | 1 Min PCB Design Review | Altium Academy @altiumacademy | 9.6K | Estados Unidos | 89 |
| 14 |  Register Now! CircuitDigest Community Webinar | FPGA + MCU Development with ShrikeFi by Vicharak | Circuit Digest @circuitdigest | 4.1K | India | 87 |
| 7 |  Sumador n-bits VHDL Fácil con Simulación y Explicación Paso a Paso en Active HDL | FPGA CPLD | Domando Ingeniería @domandoingenieria | 2.9K | México | 89 |
| 19 |  The Elektor Academy Pro Box "Learning Digital Electronics" : 20+ Logic and Circuit Design Projects | | 1.6K | Alemania | 87 |
| 17 |  Meet the Open-Source Tool That Unlocks FPGA Neural Networks | | 649 | Estados Unidos | 87 |
| 15 |  Convertidor Binario a 7 Segmentos en VHDL Sencillo Explicado | Domando Ingeniería @domandoingenieria | 562 | México | 87 |
| 10 |  ¿Un piano con FPGA? Increíble proyecto con Cyclone IV 🎹🔥 (¡sin usar Arduino!) | | 178 | — | 88 |
| 11 |  DE1-SoC Tutorial: Connecting HPS to FPGA LEDs with Quartus and Qsys #1 | Fun with Python @funwithpython8618 | 109 | India | 88 |
| 13 |  Sobel Edge Detection Using HW/SW Co-Design on SoC FPGA | DE1-SoC FPGA Project | Fun with Python @funwithpython8618 | 53 | India | 88 |
| 5 |  Creating a VGA Interface with DE1-SoC FPGA: Blue Square on Yellow Background #5 | Fun with Python @funwithpython8618 | 47 | India | 90 |
| 16 |  Displaying 'UT Dallas' on a VGA Monitor: FPGA and Verilog Tutorial | Fun with Python @funwithpython8618 | 32 | India | 87 |
| 6 |  FPGA Design on Terasic DE1-SoC | 10-bit MSB Counter with LEDs Using Intel Quartus Prime Lite | Fun with Python @funwithpython8618 | 30 | India | 89 |
| 4 |  FPGA Design on Terasic DE1-SoC | 32-bit Counter with LEDs Using Intel Quartus Prime Lite | Fun with Python @funwithpython8618 | 23 | India | 90 |
| 8 |  FPGA Clock Design: Displaying Time on 7-Segment HEX Displays #2 | Fun with Python @funwithpython8618 | 14 | India | 89 |
| 18 |  What is an Adder? Understanding Adders The Building Block of Digital Circuits @ScanderLoud | | 12 | Estados Unidos | 87 |
| 2 |  Master FPGA Design: Timing Analysis & Chip Placement for a Karaoke Machine! | Fun with Python @funwithpython8618 | 6 | India | 91 |
| 12 |  Moving Average Display with DE1-SoC: 8-Input Averaging using Push Button & HLS Cyber Workbench | Fun with Python @funwithpython8618 | 4 | India | 88 |
| 3 |  Designing a Half Adder in Verilog | Step-by-Step Guide | Fun with Python @funwithpython8618 | 3 | India | 90 |
| 1 |  How to write a Verilog code for Full adder circuit in Verilog and simulate? | Fun with Python @funwithpython8618 | 2 | India | 92 |